

FIG. 1 PRIOR ART




FIG. 2




FIG.3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

```

</
'clk clock
'delay 2

flipflop          reset      WriteEnable
-----
<reg [31:0]> rA <= 32'h0000_0000 : WriteA
<reg [15:0]> rB <= 16'h0000      : WriteB
-----
endflipflop<name=FF00>
    ***
flipflop          reset      WriteEnable2
-----
<reg [31:0]> rC <= 32'h0000_0000 : WriteC
-----
endflipflop<name=FF01>
    ***
/>

```

23 ~ Preprocessor (Program A) ← enable gated-clock

```

wire wlatched00;
wire gated_clock00;

wire wlatched01;
wire gated_clock01;

GC_LATCH gc_latch(wlatched00, clock, WriteEnable);
GC_GATE  gc_gate(gated_clock00, clock, wlatched00);

reg [31:0] rA;
reg [15:0] rB;
always @ (posedge gated_clock00)
    if (reset) begin
        rA<=#2 32'h0000_0000;
        rB<=#2 16'h0000;
    end
    else begin
        rA<=#2 WriteAgc;
        rA<=#2 WriteBgc;
    end
end

GC_LATCH gc_latch(wlatched01, clock, WriteEnable2);
GC_GATE  gc_gate(gated_clock01, clock, wlatched01);

reg [31:0] rA;
reg [15:0] rB;
always @ (posedge gated_clock01)
    if (reset) begin
        rC<=#2 32'h0000_0000;
    end
    else begin
        rC<=#2 WriteCgc;
    end
end

```

FIG. 10




FIG. 11

```

</
'clk clock
'delay 2

flipflop          reset      WriteEnable
-----
<reg [31 : 0]> rA <= 32'h0000_0000 : WriteA
<reg [15 : 0]> rB <= 16'h0000      : WriteB
-----
endflipflop<name=FF00>
***
flipflop          reset      WriteEnable2
-----
<reg [31 : 0]> rC <= 32'h0000_0000 : WriteC
-----
endflipflop<name=FF01>
***
/>

```

23

Preprocessor (Program A)

← enable gated-clock

← grouping {FF00, FF01}

```

wire [31 : 0] WriteAgc ;
wire [15 : 0] WriteBgc ;
wire [31 : 0] WriteCgc ;
wire gc_enable00 ;
wire wlatched00 ;
wire gated_clock00 ;

assign WriteAgc = WriteEnable ? WriteA ; rA ;
assign WriteBgc = WriteEnable ? WriteB ; rB ;
assign WriteCgc = WriteEnable2 ? WriteC ; rC ;

assign gc_enable00 = WriteEnable | WriteEnable2 ;

GC_LATCH gc_latch(wlatched00, clock, gc_enble00) ;
GC_GATE gc_gate (gated_clock00, clock, wlatched00) ;

reg [31 : 0] rA ;
reg [15 : 0] rB ;
always @ (posedge gated_clock00)
  if (reset) begin
    rA <= #2 32'h0000_0000 ;
    rB <= #2 16'h0000 ;
    rC <= #2 32'h0000_0000 ;
  end
  else if (WriteEnable) begin
    rA <= #2 WriteAgc ;
    rB <= #2 WriteBgc ;
    rC <= #2 WriteCgc ;
  end
end

```

FIG. 12




FIG. 13